


# An Analysis on a Pseudo-Differential Dynamic Comparator with Load Capacitance Calibration

**Daehwa Paik, Masaya Miyahara,  
and Akira Matsuzawa**

**Tokyo Institute of Technology, Japan**

- Topology of Dynamic Comparator
- Analysis Conditions
- General Analysis
  - Gain of Dynamic Amplifier
- Load Capacitance Calibration
  - What Decides Compensated Voltage
  - Influence of PVT Variation
- Conclusion



- CLK<sub>Latch</sub> becomes high

1. Electric charge on the node Out<sub>int</sub> flows into *gnd*

2. **Current difference** is determined by input signals


- The difference is **integrated on Out<sub>int</sub> and becomes larger as time passes**

3. The second stage regenerates the voltage difference


**Fig.** Transient waveform of a comparator [6], [7].

[6] M. Miyahara, *et al.*, ASSCC, 2008 [7] D. Paik, *et al.*, IEICE Trans. on Fundamentals, 2010

- Process is 90-nm CMOS
- The size of all transistors is 2 μm/100 nm
- To simplify the analysis
  - The rising time of  $CLK_{Latch}$  to 1 ps
  - $M_3$  and  $M_4$  are in the deep triode when  $CLK_{Latch}$  is high
    - $V_{out\_int}$  can be approximated as the drain voltage of  $M_1$  (or  $M_2$ )



**Fig.** Simplified schematic of a dynamic amplifier when the  $CLK_{Latch}$  is high.



**Fig.** Mismatch contribution  
(Remains are 2.4 %).

- Mismatch is **dominated by a pair of input transistors**

- Mismatch of the second stage is suppressed by the gain of the pre-amplifier
- $I_{DS}$  is mainly decided by input transistors
  - Mismatch changes  $I_{DS}$  and the slew rate of  $Out_{int}$  is also varied

$$V_{out\_int} = V_{dd} - \frac{I_{DS}}{C} t \quad \longrightarrow \quad \frac{dV_{out\_int}}{dt} = -\frac{I_{DS}}{C}$$

- Load capacitance calibration [2], [3] is commonly used to **compensate mismatch**


- **To figure out the calibration effect, the gain is required**

[2] V. Giannini, et al., ISSCC, 2008

[3] G. Van der Plas, et al., ISSCC, 2008

- $I_{DS}$  is affected by the channel-length modulation
  - $\lambda$  is the channel-length coefficient

$$V_{out\_int} = V_{dd} - \frac{I_{DS}}{C} t$$
$$I_{DS} = \frac{1}{2} \mu C_{OX} \frac{W}{L} V_{eff}^2 \left( 1 + \lambda (V_{DS} - V_{DS\_sat}) \right)$$




- $V_{eff} = V_{GS} - V_{th}$
- $V_{DS\_sat}$  = the saturation condition of drain-source voltage (=  $V_{eff}$ )


Fig. Influence of the channel-length modulation.

- $G_{amp\_trans}$  is satisfied only when  $V_{out\_int} = V_{eff}$ 
  - If  $V_{out\_int}$  falls to  $V_{eff}$ ,  $G_{amp\_trans}$  reaches its maximum

$$G_{amp\_trans} = \frac{V_{out}}{V_{in}} = -\frac{\overline{i_{DS}t}}{C} \times \frac{1}{V_{in}} = -\frac{2(V_{dd} - V_{DS})}{V_{eff}} \times \frac{1 + \lambda(V_{DS} - V_{eff})}{1 + \frac{\lambda}{2}(V_{dd} + V_{DS} - 2V_{eff})}$$




(a) various  $V_{eff}$




(b) various channel length when  $V_{eff}$  is 0.2 V

**Fig.** Gain of a pre-amplifier.

- Using binary-weighted PMOS varactors
- By turning on or off PMOS, capacitance is varied
  - Reduce offset voltage



**Fig.** Load capacitance calibration.



**Fig.** Error reduction by calibration ( $V_{inp} = V_{inn}$ ).



## • Assumption


- Input signal of the second stage is decided when gain reaches its maximum

$$V_{\text{in\_diff\_cal}} = \left( \frac{dV_{\text{out\_int}}}{dC} \right)_{\text{input-referred}} \times \Delta C_{\text{cal}}$$
$$= -\frac{V_{\text{eff}}}{C} \times \left( 1 + \frac{\lambda}{2} (V_{\text{dd}} - V_{\text{eff}}) \right) \times (N_{\text{Code}} - 2^{N_{\text{cal}}-1}) \times (C_{\text{on}} - C_{\text{off}})$$

- $(N_{\text{Code}} - 2^{N_{\text{cal}}-1})$ :  $\Delta N_{\text{Code}}$  from the middle of calibration code  
 $N_{\text{Code}}$ : calibration code  
 $N_{\text{Cal}}$ : calibration resolution
- $(C_{\text{on}} - C_{\text{off}})$ : **capacitance difference** of a unit PMOS varactor  
 $C_{\text{on}}$ : **on** capacitance of a unit PMOS varactor  
 $C_{\text{off}}$ : **off** capacitance of a unit PMOS varactor

- Simulation condition
  - 1 LSB = 1.5 mV
  - $V_{dd} = 1.0$  V and  $V_{in\_com} = 0.5$  V
  - Size of a unit varactor is  $W/L = 600$  nm/100 nm

$$\text{Estimation: } \frac{V_{eff}}{C} \times \left( 1 + \frac{\lambda}{2} (V_{dd} - V_{eff}) \right) \times (N_{Code} - 2^{N_{cal}-1}) \times (C_{on} - C_{off})$$



**Fig.** Input-referred compensated voltage by the capacitance calibration.

- If **surrounding condition is varied** after compensation, **calibration accuracy is degraded**
  - Process is fixed in the factory
  - **Voltage** and **Temperature** should be considered
- **Assumption**
  - An error due to PVT variation,  $\sigma_{V\_PVT}$ , is **uncorrelated** with offset after calibration,  $\sigma_{V\_offset0}$

$$\sigma_{V\_offset}^2 = \sigma_{V\_offset0}^2 + \sigma_{V\_PVT}^2$$

( $\sigma_{V\_offset0}$  is extracted from simulation data)

- Input common-mode voltage is fluctuated
- Standard deviation of calibration code is  $\sigma_{\text{Code}}$


$$\begin{aligned}\text{Error due to } V_{\text{eff}} &= \frac{\partial V_{\text{in\_diff\_cal}}}{\partial V_{\text{in\_com}}} \times \Delta V_{\text{in\_com}} \\ &= \frac{\Delta V_{\text{eff}}}{C} \left( 1 + \frac{\lambda}{2} (V_{\text{dd}} - V_{\text{eff}}) \right) \times (C_{\text{on}} - C_{\text{off}}) \sigma_{\text{Code}}\end{aligned}$$

$$\text{Error due to } \lambda = \frac{V_{\text{eff}}}{C} \times (V_{\text{dd}} - V_{\text{eff}}) \frac{\Delta \lambda}{2} \times (C_{\text{on}} - C_{\text{off}}) \sigma_{\text{Code}}$$

$$\text{Error due to } (V_{\text{dd}} - V_{\text{eff}}) = -\frac{V_{\text{eff}}}{C} \times \frac{\lambda}{2} \Delta V_{\text{eff}} \times (C_{\text{on}} - C_{\text{off}}) \sigma_{\text{Code}}$$

$$\begin{aligned}\sigma_{V\_PVT\_VCOM} &= \frac{V_{\text{eff}}}{C} \left( 1 + \frac{\lambda}{2} (V_{\text{dd}} - V_{\text{eff}}) \right) \\ &\times \sqrt{\left( \frac{\Delta V_{\text{eff}}}{V_{\text{eff}}} - \frac{\lambda \Delta V_{\text{eff}}}{2 + \lambda (V_{\text{dd}} - V_{\text{eff}})} \right)^2 + \left( \frac{(V_{\text{dd}} - V_{\text{eff}}) \Delta \lambda}{2 + \lambda (V_{\text{dd}} - V_{\text{eff}})} \right)^2} \times (C_{\text{on}} - C_{\text{off}}) \sigma_{\text{Code}}\end{aligned}$$


- Calibration is conducted when  $V_{dd}$  is 1.0 V,  $V_{in\_com}$  is 0.5 V, and  $Temp$  is 27 °C



$$\begin{aligned}
 \text{SNDR}_{\text{decrease}} &= \text{SNDR} - \text{SQNR} \\
 &= -10 \log \left( 1 + \frac{12}{V_q^2} \sigma_v^2 \right)
 \end{aligned}$$

**Fig.** Influence of input common-mode voltage on the capacitance calibration (1 LSB = 4.5 mV and a number of the Monte Carlo simulation is 500).


- Calibration is conducted when  $V_{dd}$  is 1.0 V,  $V_{in\_com}$  is 0.5 V, and  $Temp$  is 27 °C



$$\sigma_{V\_PVT\_Vdd} = \frac{V_{eff}}{C} \times \left( 1 + \frac{\lambda}{2} (V_{dd} - V_{eff}) \right) \times \sqrt{\left( \frac{\lambda \Delta V_{dd}}{2 + \lambda (V_{dd} - V_{eff})} \right)^2} \times (C_{on} - C_{off}) \sigma_{Code}$$

**Fig.** Influence of supply voltage on the capacitance calibration (1 LSB = 4.5 mV and a number of the Monte Carlo simulation is 500).

- Calibration is conducted when  $V_{dd}$  is 1.0 V,  $V_{in\_com}$  is 0.5 V, and  $Temp$  is 27 °C



$$\sigma_{V\_PVT\_T} = \frac{V_{eff}}{C} \times \left( 1 + \frac{\lambda}{2} (V_{dd} - V_{eff}) \right) \left( \left( -\frac{\Delta V_{th}}{V_{eff}} + \frac{\lambda \Delta V_{th}}{2 + \lambda (V_{dd} - V_{eff})} \right)^2 + \left( \frac{(V_{dd} - V_{eff}) \Delta \lambda}{2 + \lambda (V_{dd} - V_{eff})} \right)^2 \right)^{\frac{1}{2}} \times (C_{on} - C_{off}) \sigma_{Code}$$

**Fig.** Influence of temperature on the capacitance calibration (1 LSB = 4.5 mV and a number of the Monte Carlo simulation is 500).

- A **pseudo-differential dynamic comparator** with load capacitance calibration is analyzed
  - The **gain** of a dynamic amplifier
    - Expressed by **a ratio of  $V_{dd}$  to  $V_{eff}$  and  $\lambda$**  of an input transistor
    - Gain is inversely proportional to  $V_{eff}$
  - Thermal noise, **input-referred compensate voltage**, and influence of **PVT variation** are analyzed
    - A dynamic comparator is **sensitive to PVT variation**
      - Mainly decided by  $V_{eff}$



- This work was partially supported by MIC, CREST in JST, NEDO, Berkeley Design Automation for the use of the Analog FastSPICE(AFS) Platform, and VDEC in collaboration with Cadence Design Systems, Inc.

- [1] Tsuguo Kobayashi, *et al.*, in *IEEE Journal of Solid-State Circuits*, vol. 28, no. 4, pp. 523-527, Apr., 1993.
- [2] Vito Giannini, *et al.*, in *IEEE International Solid-State Circuits Conference Digest of Technical Papers*, pp. 238-239, Feb., 2008.
- [3] Geert Van der Plas, *et al.*, in *IEEE International Solid-State Circuits Conference Digest of Technical Papers*, pp. 242-243, Feb., 2008.
- [4] Michiel van Elzakker, *et al.*, in *IEEE Journal of Solid-State Circuits*, vol. 45, no. 5, pp. 1007-1015, May, 2010.
- [5] Daniël Schinkel, *et al.*, in *IEEE International Solid-State Circuits Conference Digest of Technical Papers*, pp. 314-315, Feb., 2007.
- [6] Masaya Miyahara, *et al.*, in *IEEE Proceedings of Asian Solid-State Circuits Conference*, pp. 269-272, Nov., 2008.
- [7] Daehwa Paik, *et al.*, in *IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences*, vol. E93-A, no. 2, pp. 402-414, Feb., 2010.
- [8] Asad A. Abidi, in *IEEE Journal of Solid-State Circuits*, vol. 41, no. 8, pp. 1803-1816, Aug., 2006.
- [9] John K. Fiorenza, *et al.*, in *IEEE Journal of Solid-State Circuits*, vol. 41, no. 12, pp. 2658-2668, Dec., 2006.
- [10] Pierluigi Nuzzo, *et al.*, in *IEEE Transactions on Circuits and System—I: Regular Papers*, vol. 55, no. 6, pp. 1441-1454, Jul., 2008.
- [11] Todd Sepke, *et al.*, in *IEEE Transactions on Circuits and System—I: Regular Papers*, vol. 56, no. 3, pp. 541-553, Mar., 2009.
- [12] Akira Matsuzawa, in *IEEE Proceedings of International Conference on ASIC*, pp. 218-221, Oct., 2009.
- [13] Jun He, *et al.*, in *IEEE Transactions on Circuits and System—I: Regular Papers*, vol. 56, no. 5, pp. 911-919, May, 2009.